What is claimed is:

- 1 1. A method comprising:
- 2 setting a first flag in a first clock domain to
- 3 indicate availability of data;
- setting a second flag in a second clock domain to
- 5 indicate stability of the data; and
- transferring the data between debug controller
- 7 circuitry clocked in the first domain and processor
- 8 circuitry clocked in the second domain in response to the
- 9 setting of the second flag.
- 1 2. The method of claim 1, further comprising clearing the
- 2 first and second flags to indicate completion of the
- 3 transfer of the data.
- 1 3. The method of claim 2, wherein the first flag is
- stored in a first flip-flop clocked in the first clock
- domain, and the second flag is stored in a second flip-flop
- 4 clocked in the second clock domain, the method further
- 5 comprising clearing the first flag in response to clearing
- of the second flag.

1 4. The method of claim 1, wherein transferring the data

- 2 includes transferring scan chain data.
- 1 5. The method of claim 4, wherein transferring the data
- 2 includes transferring the data between a debug controller
- 3 circuitry in the form of a JTAG-compatible test access port
- 4 (TAP) and the processor circuitry.
- 1 6. The method of claim 1, further comprising setting an
- 2 overflow flag in the event the first flag is not cleared
- prior to an attempted transfer of additional data between
- 4 the debug controller circuitry clocked in the first domain
- and the processor circuitry clocked in the second domain.
- 1 7. The method of claim 1, further comprising transferring
- the data in real time between the debug controller
- 3 circuitry and the processor circuitry without halting
- 4 operation of the processor circuitry.
- 1 8. The method of claim 1, wherein the debug controller
- 2 circuitry includes a JTAG-compatible test access port
- 3 (TAP), the method further comprising transferring the data
- 4 between the debug controller circuitry and the processor

5 circuitry with a single pass through the JTAG Capture,

- 6 Shift, and Update data register states.
- 9. The method of claim 1, further comprising delaying the
- 2 setting of at least one of the first and second flags for a
- number of clock cycles sufficient to ensure that the data
- 4 has reached a stable state.
- 1 10. An apparatus comprising:
- a first register that sets a first flag in a first
- 3 clock domain to indicate availability of data;
- a second register that sets a second flag in a second
- 5 clock domain in response to the setting of the first flag
- to indicate stability of the data; and
- a third register that transfers the data between debug
- 8 controller circuitry clocked in the first domain and
- 9 processor circuitry clocked in the second domain in
- 10 response to the setting of the second flag.
- 1 11. The apparatus of claim 10, further comprising logic
- 2 circuitry that clears the first and second flags to
- indicate completion of the transfer of the data.

1 12. The apparatus of claim 11, wherein the first flag is

- stored in a first flip-flop clocked in the first clock
- domain, and the second flag is stored in a second flip-flop
- 4 clocked in the second clock domain, the system further
- 5 comprising circuitry that clears the first flag in response
- 6 to clearing of the second flag.
- 1 13. The apparatus of claim 10, wherein the data includes
- 2 scan chain data.
- 1 14. The apparatus of claim 13, wherein the debug
- 2 controller circuitry includes a JTAG-compatible test access
- 3 port (TAP).
- 1 15. The apparatus of claim 10, further comprising logic
- 2 circuitry that sets an overflow flag in the event the first
- flag is not cleared prior to an attempted transfer of
- additional data between the debug controller circuitry
- 5 clocked in the first domain and the processor circuitry
- 6 clocked in the second domain.
- 1 16. The apparatus of claim 10, wherein the third register
- is adapted to transfer the data in real time between the

- debug controller circuitry and the processor circuitry
- 4 without halting operation of the processor circuitry.
- 1 17. The apparatus of claim 10, wherein the debug
- 2 controller circuitry includes a JTAG-compatible test access
- port (TAP), and the first, second, and third registers are
- arranged to transfer the data between the debug controller
- 5 circuitry and the processor circuitry with a single pass
- 6 through the JTAG Capture, Shift, and Update data register
- 7 states.
- 1 18. The apparatus of claim 10, further comprising delay
- 2 circuitry that delays the setting of at least one of the
- first and second flags for a number of clock cycles
- 4 sufficient to ensure that the data has reached a stable
- state.
- 1 19. A system comprising:
- a flash memory device;
- a processor coupled to the flash memory device;
- a first register that sets a first flag in a first
- 5 clock domain to indicate availability of data;

a second register that sets a second flag in a second

- 7 clock domain in response to the setting of the first flag
- 8 to indicate stability of the data; and
- a third register that transfers the data between debug
- 10 controller circuitry in the first domain and the processor
- in the second domain in response to the setting of the
- 12 second flag.
- 1 20. The system of claim 19, further comprising logic
- 2 circuitry that clears the first and second flags to
- indicate completion of the transfer of the data.
- 1 21. The system of claim 20, wherein the first flag is
- stored in a first flip-flop clocked in the first clock
- domain, and the second flag is stored in a second flip-flop
- 4 clocked in the second clock domain, the system further
- 5 comprising circuitry that clears the first flag in response
- 6 to clearing of the second flag.
- 1 22. The system of claim 19, further comprising logic
- 2 circuitry that sets an overflow flag in the event the first
- 3 flag is not cleared prior to an attempted transfer of
- 4 additional data between the debug controller circuitry

5 clocked in the first domain and the processor circuitry

- 6 clocked in the second domain.
- 1 23. The system of claim 19, wherein the third register is
- adapted to transfer the data in real time between the debug
- 3 controller circuitry and the processor circuitry without
- 4 halting operation of the processor circuitry.
- 1 24. The system of claim 19, wherein the debug controller
- 2 circuitry includes a JTAG-compatible test access port
- 3 (TAP), and the first, second, and third registers are
- arranged to transfer the data between the debug controller
- 5 circuitry and the processor circuitry with a single pass
- through the JTAG Capture, Shift, and Update data register
- 7 states.
- 1 25. The system of claim 19, further comprising delay
- 2 circuitry that delays the setting of at least one of the
- 3 first and second flags for a number of clock cycles
- 4 sufficient to ensure that the data has reached a stable
- 5 state: